Designing an Integrated PCI Express System

Attending this course will provide students a working knowledge of how to implement a Xilinx PCI Express® core in custom applications. This course offers students hands-on experience with implementing a Xilinx PCI Express system within the customer education reference design. With this experience, users can improve their time to market with the PCIe core design. Various Xilinx PCI Express core products will be enumerated to aid in selecting the proper solution. This course focuses on the AXI streaming interconnect.

Level

Connectivity 3 

Training Duration

2 days

Who Should Attend?

  • Hardware designers who want to create applications using Xilinx IP cores for PCI Express 

  • Software engineers who want to understand the deeper workings of the Xilinx PCI Express solution

  • System architects who want to leverage key Xilinx advantages related to performance, latency, and bandwidth in PCI Express applications  

Prerequisites

  • Experience with PCIe specification protocol
  • Knowledge of VHDL or Verilog
  • Some experience with Xilinx implementation tools
  • Some experience with a simulation tool, preferably the Vivado® simulator
  • Moderate digital design experience

Software Tools

  • Vivado Design or System Edition 2016.1

Hardware

  • Architecture: UltraScale™ and 7 series FPGAs*
  • Demo board: Kintex® UltraScale FPGA KCU105 board or Kintex-7 FPGA KC705 board*

Skills Gained

After completing this comprehensive training, you will know how to:

  • Construct a basic PCIe system by:
    • Selecting the appropriate core for your application
    • Specifying requirements of an endpoint application
    • Connecting this endpoint with the core
    • Utilizing FPGA resources to support the core
    • Simulating the design
  • Identify the advanced capabilities of the PCIe specification protocol and feature set 

Course Outline

       Day 1

1.1  Course Introduction

1.2  Lab 0: Packet Coding

This lab helps you recall basic PCI Express transaction layer packet formats.

1.3  Xilinx PCI Express Solutions

1.4  Connecting Logic to the Core – AXI Interface

1.5  PCIe Core Customization

1.6  Lab 1: Constructing the PCIe Core

This lab familiarizes you with the necessary flow for generating a Xilinx integrated PCI Express Endpoint core from the IP catolog. You will select appropriate parameters and create the PCIe core used throughout the labs.

1.7  Packet Formatting Details

1.8  Simulating a PCIe System Design

1.9  Lab 2: Simulating the PCIe Core

This lab demonstrates the timing and behaviour of a typical link negotiation using the Vivado simulator. You will observe and capture transaction layer packets.

1.10  Endpoint Application Considerations

1.11  PCI Express in Embedded Systems

Day 2

2.1  Lab 3: Using the PCI Express Core in IP Integrator

This lab familiarizes you with all the necessary steps and recommended settings to use the PCIe solutions in an IP integrator block design.

2.2  Application Focus: DMA

2.3  Design Implementation and PCIe Configuration

2.4  Lab 4: Implementing the PCIe Design

This lab familiarizes you with all the necessary steps and recommended settings to turn the HDL source to a bitstream by using the Tandem configuration mode.

2.5  Root Port Applications

2.6  Debugging and Compliance

2.7  Lab 5: Debugging the PCIe Design

This lab illustrates how to use the Vivado logic analyser to monitor the behaviour of the core and a small endpoint application for proper operation.

2.8  Interrupts and Error Management

2.9  Course Summary

DOWNLOAD REGISTRATION FORM

  ONLINE REGISTRATION

Course Registration Form


Course Title
Invalid Input

or Key in Your Own Title
Invalid Input

Course Start Date

Invalid Input

Sponsorship (*)
Invalid Input


Contact Person


Salutation(*)
Invalid Input

Name(*)
Invalid Input

Designation/ Department/ Division(*)
Invalid Input

Company(*)
Invalid Input

Billing Address (*)
Invalid Input

Street Address

(*)
Invalid Input

Street Address Line 2

City(*)
Invalid Input

State / Province(*)
Invalid Input

Postal / Zip Code(*)
Invalid Input

Telephone(*)
Invalid Input

Fax
Invalid Input

Email Address (*)
Invalid Input


Participant Details


Participant Salution 1
Invalid Input

Participant Name1
Invalid Input

Designation/ Department/ Division
Invalid Input

Telephone
Invalid Input

Fax
Invalid Input

Email Address
Invalid Input

Dietary Requirement
Invalid Input


Participant Salution 2
Invalid Input

Participant Name2
Invalid Input

Designation/ Department/ Division
Invalid Input

Telephone
Invalid Input

Fax
Invalid Input

Email Address
Invalid Input

Dietary Requirement
Invalid Input


Participant Salution 3
Invalid Input

Participant Name 3
Invalid Input

Designation/ Department/ Division
Invalid Input

Telephone
Invalid Input

Fax
Invalid Input

Email Address
Invalid Input

Dietary Requirement
Invalid Input


Payment Method(*)
Invalid Input

Cheque number
Invalid Input

PO Number
Invalid Input

How did you get to know about this programme?(*)
Invalid Input

Terms and Conditions
Invalid Input

Invalid Input